Subject: Re: memc1 data

From: Theo Markettos <[email-masked]>
Date: Sun, 03 May 1998 22:15:42 +0100

In message <[email-masked]> you wrote:

> Hi,
> 
> An exhaustive search of my office has failed to turn up a MEMC datasheet, 
> which kind of suggests we don't have one.  Would anybody be prepared to
> send  me the details of the control register?

Possibly that's because I don't think there was one - it was published in the
ARM Family Data Manual. (fx: digs manual out from stack of paper)

VL86C110 control register:

bits 25-20:  %11011X
bits 19-17:  %111
bits 16-14:  %XXX
bit     13:  %0 - test mode:
		  0 - disabled
		  1 - not meaningful for operation
bit	12:  operating system mode
		  0 - OS Mode off
		  1 - OS Mode on
bit	11:  Sound DMA control
		  0 - disable
		  1 - enable
bit	10:  Video/Cursor DMA control
		  0 - disable
		  1 - enable
bits  9-8 :  DRAM refresh control
		 00 - none
		 01 - during video flyback only
		 10 - none
		 11 - continuous
bits  7-6 :  High ROM access time
		 00 - 450ns (default)
		 01 - 325ns
		 10 - 200ns
		 11 - Not meaningful
bits  5-4 :  Low ROM access time
		 00 - 450ns (default)
		 01 - 325ns
		 10 - 200ns
		 11 - Not meaningful
bits  3-2 :  Page size
	 	 00 - 4 Kbytes
	 	 01 - 8 Kbytes
	 	 10 - 16 Kbytes
	 	 11 - 32 Kbytes
bits  1-0 : %XX

Let me know if you'd like any more info.

-- 
Theo Markettos		Home:	[email-masked]
Liphook			Work:	[email-masked]
Hampshire
UK			Web site, including Acorn backup software
			http://www.marketto.demon.co.uk/

unsubscribe: body of `unsubscribe linux-arm' to [email-masked]